<0.02%

TL081 Wide Bandwidth JFET Input Operational Amplifier

General Description

The TL081 is a low cost high speed JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET IITM technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The TL081 is pin compatible with the standard LM741 and uses the same offset voltage adjustment circuitry. This feature allows designers to immediately upgrade the overall performance of existing LM741 designs

The TL081 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The devices has low noise and offset voltage drift, but for applications where these requirements are critical, the LF356 is recommended. If maximum supply current is important, however, the TL081C is the better choice.


Features

■ Internally trimmed offset voltage	15 m\
■ Low input bias current	50 pA
■ Low input noise voltage	25 nV/√H
■ Low input noise current	0.01 pA/√H
■ Wide gain bandwidth	4 MHz
■ High slew rate	13 V/µs
■ Low supply current	1.8 m/
■ High input impedance	10 ¹² s


■ Low total harmonic distortion $A_V = 10$, $R_L = 10k, V_O = 20 Vp-p,$ BW = 20 Hz - 20 kHz

■ Low 1/f noise corner 50 Hz ■ Fast settling time to 0.01% 2 μs

Typical Connection




Simplified Schematic



Connection Diagram





TL/H/8358-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

DC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	TL081C			Units
			Min	Тур	Max	1 Oilles
V _{OS}	Input Offset Voltage	$R_S = 10 \text{ k}\Omega, T_A = 25^{\circ}\text{C}$ Over Temperature		5	15 20	mV mV
ΔV _{OS} /ΔT	Average TC of Input Offset Voltage	$R_S = 10 \text{ k}\Omega$		10		μV/°C
los	Input Offset Current	$T_j = 25$ °C, (Notes 3, 4) $T_j \le 70$ °C		25	100 4	pA nA
I _B	Input Bias Current	$T_j = 25$ °C, (Notes 3, 4) $T_j \le 70$ °C		50	200 8	pA nA
R _{IN}	Input Resistance	$T_j = 25^{\circ}C$		10 ¹²		Ω
A _{VOL}	Large Signal Voltage Gain	$V_S = \pm 15V, T_A = 25^{\circ}C$ $V_O = \pm 10V, R_L = 2 k\Omega$	25	100		V/mV
		Over Temperature	15			V/mV
Vo	Output Voltage Swing	$V_S = \pm 15V, R_L = 10 \text{ k}\Omega$	±12	± 13.5		V
V_{CM}	Input Common-Mode Voltage Range	V _S = ±15V	±11	+ 15 - 12		V V
CMRR	Common-Mode Rejection Ratio	$R_S \le 10 \text{ k}\Omega$	70	100		dB
PSRR	Supply Voltage Rejection Ratio	(Note 5)	70	100		dB
Is	Supply Current			1.8	2.8	mA

AC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	TL081C			Units
- Cyllibol			Min	Тур	Max	Onits
SR	Slew Rate	$V_S = \pm 15V, T_A = 25^{\circ}C$		13		V/µs
GBW	Gain Bandwidth Product	$V_S = \pm 15V, T_A = 25^{\circ}C$		4		MHz
e _n	Equivalent Input Noise Voltage	$T_{A}=$ 25°C, $R_{S}=$ 100 $\Omega,$ $f=$ 1000 Hz		25		nV/√Hz
i _n	Equivalent Input Noise Current	$T_{j} = 25^{\circ}\text{C}, f = 1000 \text{ Hz}$		0.01		pA/√ Hz

Note 1: For operating at elevated temperature, the device must be derated based on a thermal resistance of 120°C/W junction to ambient for N package.


Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 3: These specifications apply for $V_S=\pm 15V$ and $0^{\circ}C \le T_A \le +70^{\circ}C$. V_{OS} , I_B and I_{OS} are measured at $V_{CM}=0$.


Note 4: The input bias currents are junction leakage currents which approximately double for every 10° C increase in the junction temperature, T_j . Due to the limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D . $T_j = T_A + \theta_{jA} P_D$ where θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.


Note 5: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from $V_S = \pm 5V$ to $\pm 15V$.


Note 6: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.





Typical Performance Characteristics (Continued)
























TL/H/8358-6

Pulse Response


Small Signal Inverting



TIME (0.2 µs/DIV)


TL/H/8358-7

Large Signal Inverting



TIME (2 µs/DIV)


Small Signal Non-Inverting



TIME (0.2 µs/DIV)

Large Signal Non-Inverting


TL/H/8358-13



TL/H/8358-15

Current Limit ($R_L = 100\Omega$)

TL/H/8358-14



TIME (5 µs/DIV)

TL/H/8358-16

Application Hints

The TL081 is an op amp with an internally trimmed input offset voltage and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this

will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output.

Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the

Application Hints (Continued)

common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

The TL081 is biased by a zener reference which allows normal circuit operation on $\pm 4V$ power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The TL081 will drive a 2 k Ω load resistance to \pm 10V over the full temperature range of 0°C to \pm 70°C. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the


resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

Detailed Schematic




Typical Applications

Supply Current Indicator/Limiter



 $\bullet~V_{OUT}$ switches high when $R_SI_S>V_D$


Hi-Z_{IN} Inverting Amplifier



TL/H/8358-10

Parasitic input capacitance C1 \cong (3 pF for TL081 plus any additional layout capacitance) interacts with feedback elements and creates undesirable high frequency pole. To compensate, add C2 such that: R2C2 \cong R1C1.


Ultra-Low (or High) Duty Cycle Pulse Generator



- $t_{OUTPUT\,HIGH} \approx R1C\ \ell\ n \frac{4.8-2V_S}{4.8-V_S}$
- $t_{OUTPUT\,LOW} \approx R2C~\ell~n \frac{2V_S 7.8}{V_S 7.8}$ where $V_S = V^+ + |V^-|$

*low leakage capacitor


Long Time Integrator



TL/H/8358-12

- * Low leakage capacitor
- \bullet 50k pot used for less sensitive $V_{\mbox{\scriptsize OS}}$ adjust

Physical Dimensions inches (millimeters)



Molded Dual-In-Line Package (N) **Order Number TL081CP** NS Package Number N08E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor National Semiconducto Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018

National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 35 Italiano Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd.

Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960

National Semiconductor

Japan Ltd.
Tel: 81-043-299-2309
Fax: 81-043-299-2408